Introduction
Advanced electronic systems used in various applications are mostly intelligent systems having capability to perform complex tasks [1] . This is due to drastic reduction in size, weight, power, and cost of embedded systems and also exponential increase of computational power, re-configurability and high reliability.
The high performance fighter aircraft is platform having System of Systems (SoS) integration. It is a system where state of art technologies from different discipline made to interface to perform a complex mission. Subsystems or Line replaceable Units (LRUs) are based on advanced technologies and performing large number of real time tasks. Maintenance of these systems in air force squadrons has paramount importance towards ensuring maximum availability of aircrafts.
Product support is a multilevel activity ranging from in-situ testing on aircraft, squadrons lab level testing, Service bay level testing and at OEM (Original Equipment Manufacturer). AOG (Aircraft on Ground) can be minimized only with effective test and repair system in place. The most important levels of testing in this chain at squadron are 1 st line and 2 nd line.
Deploying more efficient and effective testers in these areas are going to improve significantly in reducing AOG time and improving maintenance efficiency with minimum spares resulting cost effectiveness. Hence, it is required to adopt suitable technologies for these product support systems to correctly and quickly identifying faults towards reducing turnaround time of aircrafts. Self or machine learning architecture based systems will greatly contribute in these areas for improved performance with effective decision analysis [2] .
Self Learning Architecture
Architecture is an important part of system design. It is one of the key elements which decide overall system performance. Architecture should enable system to learn incrementally and perform better with usage. The basic futures of the architecture required for product support systems are: The following aspects need to be considered for the test system design:
1. The system architecture should provide maximum testability by design and assess complete system health. 2. Internal reference parameters (like Reference Voltages, Power supply voltages, etc.) generated/used for acquisition and processing of external inputs need to be monitored continuously. 3. External parameters affecting the system output/health should be monitored periodically. 4. As a back ground operation, system health (C-BIT) should be monitored continuously. 5. Apart from functional testing, timing test is also essential for embedded systems. Evolutionary testing enables a fully automated search for extreme execution times [3] . 6. There should be provision for trend analysis of already/so far generated test data/results. 
Sequence of Operation
Sequence of operations is given in flow diagram 1. At the top level, system exhibits two different architectures or configurations based on the type of user log in. Administrator mode, full system resources are available. In this mode of operation, apart from normal test functions, it provides features for adding or deleting users, access to data base for read, delete or modify, Access to USB interface for data/programs loading or down loading, running hardware diagnosis programs, calibration of analog circuitry, etc,. In operator mode, architecture limits to provide only normal test features for carrying out 2 nd line operations.
During normal mode, on Power ON, system performs POST functions to assess health of the hardware and software modules. On successful completion of POST, it stores the POST results in data base with time and session details. If POST has failed, it waits for operator intervention for permitting system to come up and accordingly updates to data base. Based on the kind of failure in POST, system clearly indicates the extent of features available for testing. The important functionality of the tester is to provide fault isolation of Unit Under test (UUT) to a Shop Replaceable Unit (SRU). In this mode of operation, tester will start testing SRUs in a sequence and home on to the fault. In this method, the test cases are executed in predefined sequence and continue till fault is encountered. For example, UUT is having 10 SRUs and each SRU is taking 15 minutes of time to go though all test cases associated, then it requires about 150 minutes ( 2hours and 30 minutes) to home on to the problem correctly if fault is in last i.e 10th SRU. It is very important that turnaround for LRUs should be as low as possible to minimize AOG time during critical phase of operations like war time, etc. It is essential to improve the performance of product support systems for improved maintenance and better availability of aircrafts.
Secondly it is required to identify the faulty SRU without damaging other working modules in UUT, so that available resources can be used effectively. It is also important to diagnose the fault correctly and completely so that no latent faults or hidden / undiscovered faults will show up during UUT usage on aircraft.
To address all these, system architecture is configured suitably with self learning [4] Support/health/Critical parameter details, etc,. on to local Database or to a external server Database using built in Network interface. These results can be retrieved and perform dynamic trend analysis. As usage of the system is more frequent, then the test data available for individual LRUs (same type) will also grow. For example, The LRU is having 10 SRUs and same type of LRU is tested by this equipment 15 times, then the test data/results of 15 LRUs will be used for trend analysis. If trend analysis indicates that 1st module is faulty in 2 units, 6th module is faulty in 3 units, 7th module is faulty in 9 units, and 10th module is faulty in one unit, then 2nd line test system architecture will orient to start testing first with 7th module considering higher probability rather than staring with 1st module to gain the test time. This results in significant reduction of time in overall diagnosis of the fault and identifying the faulty module.
Power on Self Test (POST) time reduction:
Detailed and effective POST is essential for ensuring the correct system functionality during usage in fault diagnosis process. For every power on, system will get in to POST mode and carryout POST and these results are used for assessing health of the system towards dynamically reconfiguring the system accordingly. The reconfigured system will provide full or reduced functionality based on user requirement if faults found are in non critical areas. At the end of the POST, results will be stored in to database for future use. This data provides vital information about test system failure pattern due to usage in field or due to test system ageing. As number of Power ON sequences increases, database will grow and intern will help to carryout effective trend analysis. This POST failures trend analysis data will also helps in assessing the reliability of particular hardware segment of the test system. This trend analysis data further helps in system architecture to learn and orient on to a particular critical segment of the system to focus quickly and more deeply to assess complete and correct health of the test system. It also helps in assessing and stock piling of critical spares for effective maintenance of the test system.
Internal generated parameters:
Test results should correctly indicate faulty module in UUT. This decision not only depends on the output results along with associated inputs and also depends on health status of the test system at the time of acquiring the data for making the decision. As a back ground operation, a continuous Built in Test(C-BIT) is performed to monitoring internal reference voltages and power supply voltages used for acquisition, timing references, tolerances, other health/critical parameters, etc, to assess continuously w.r.t time so that there is no test system internal fault associated with fault monitored in UUT and declared. Inference engine uses all these data before making decision for declaring fault. In this process, system also monitors ambient temperature during the period test is conducted, humidity, shock/'G' and number of hours of system usage etc,. to aid decision process. For example, if temperature is at higher side, either the system will declare Over temperature and then will not make any decision on the test data obtained or may provide suitable compensation w.r.t to temperature and then declare results.
System Implementation
The system with these feature have been implemented and tested for its performance. The system consists of customized/COTS hardware for interfacing with UUT and off the self tough book for hosting Inference Engine, GUI, Database, all test application modules and high speed network interfaces. It is fully rugged and portable systems designed to qualify for JSS 55555 (Indian Joint Services Standard) requirements. The system is designed based on PA9636+ controller and with required interfaces. One of the 2nd line tester's data acquisition system typical block diagram is shown in fig 2. Test system control and processing module is shown in fig 3 
Relative Benefits
The key benefits of this self learning machine w.r.t conventional system are listed in table 1. The self learning machines reduce or eliminate skilled human factor during test cycle [5] . Since decision is taken by Inference Engine (IE) based on test data along with Test system health data, decision taken will be more accurate and safe. Based on the POST results knowledge, it also helps in planning more accurately spares required for the system the system and intern improves the system availability. This results in reduction in life cycle cost of the test equipment. Knowledge Retention and enhancement
High and continuous
Human dependency in decision making is minimized or eliminated.
Conclusions
Self or machine learning architecture is best suited for the system where repetitive operations are performed and knowledge is gained from each operation. Here system learns with number of repetitive test operations/iterations. This concept has been adopted for critical applications like 2 nd line testers of fighter aircraft product support systems. The greatest advantage in this approach is to reduce human dependency (on using past experience) and reduce time taken for faulty module identification. These concepts can be adopted for similar kind of applications in all other domains. There is a scope for evolving algorithms for inference engine [2] . The trend for using self or machine learning architecture is rapidly increasing as there are significant benefits with respect to safety, reliability, time and cost. These concepts can be adopted for similar kind of systems to gain advantages discussed in this paper.
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